Dashboard

Featured nodes

Roots

  • Public root

Templates

  • Test template
  • iCorps template
  • Guanyu's Latex template
  • Ivar's latex template
  • Family Tree template
  • Latex template
  • Router template

Trees

  • Public trees

Orphans

  • Browse orphan nodes
Related nodes

Parents1

  • AI accelerators - history

Siblings4
  • Sort by title
  • Sort by date

  • Interesting startups in hard-core AI
  • AI accelerators - emerging memory
  • Google TPU
  • AI accelerators - summary tables up to 2020

Children2
  • Sort by title
  • Sort by date

  • Learning with CIM-stt-MRAM
  • Vivienne Sze
Knowenβ
  • Help
    • Welcome to Knowen!
    • Edit test node (no login required)
    • Create new test node (no login required)
  • Not logged in
    • Sign in
    • Sign up
Privacy
  • Edit node

AI accelerators - emerging memory

Created over 5 years ago, updated 29 days ago
  • 2019 FUSE: Fusing STT-MRAM into GPUs to Alleviate Off-Chip Memory Access Overheads

  • 2018 iCELIA: A Full-Stack Framework for STT-MRAM-Based Deep Learning Acceleration

  • 2019 digital-based memory RAPIDNN: In-Memory Deep Neural Network Acceleration Framework

  • year? Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks Yu-Hsin Chen,Joel Emer and Vivienne Sze

extracts representative operands by clustering method

2016 Accelerating Machine Learning with Non-Volatile Memory: exploring device and circuit tradeoffs

  • ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars

2016 video ISAAC: An Analog Convolutional Neural Network Accelerator (Part II)

Parents

  • AI accelerators - history

Children

  • Learning with CIM-stt-MRAM
  • Vivienne Sze

Contact us or leave feedback

© KTree Inc. 2026