Dashboard

Featured nodes

Roots

  • Public root

Templates

  • Test template
  • iCorps template
  • Guanyu's Latex template
  • Ivar's latex template
  • Family Tree template
  • Latex template
  • Router template

Trees

  • Public trees

Orphans

  • Browse orphan nodes
Related nodes

Parents1

  • BinariZED NN

Siblings3
  • Sort by title
  • Sort by date

  • ASIC/FPGA for BNN
  • xxxxx for BNN
  • BNN for use cases
Knowenβ
  • Help
    • Welcome to Knowen!
    • Edit test node (no login required)
    • Create new test node (no login required)
  • Not logged in
    • Sign in
    • Sign up
2Privacy
  • Edit node

ASIC/FPGA for BNN

Created about 5 years ago, updated 28 days ago

Molex-Bittware - Nallatech

https://www.bittware.com/resources/bwnn/

  • a part of https://www.molex.com/molex/home

  • FPGA Acceleration of Binary Weighted Neural Network Inference

  • https://www.nallatech.com/wp-content/uploads/Nalllatech-Whitepaper-FPGA-Accelerated-BNN.pdf

2017 Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs Ritchie Zhao

https://pjreddie.com/media/files/papers/xnor.pdf

Parents

  • BinariZED NN

Contact us or leave feedback

© KTree Inc. 2026