Dashboard

Featured nodes

Roots

  • Public root

Templates

  • Test template
  • iCorps template
  • Guanyu's Latex template
  • Ivar's latex template
  • Family Tree template
  • Latex template
  • Router template

Trees

  • Public trees

Orphans

  • Browse orphan nodes
Related nodes

Parents2

  • In-memory computing - architecture
  • Spintronics: toward in-memory computing

Siblings8
  • Sort by title
  • Sort by date

  • STT-MRAM - computing
  • Crossbar circuit for MRAM
  • In-memory computing
  • Computational RAM
  • Basic literature for BNN-MRAM analog accelerator - april 2021
  • STT-MRAM - logic operations
  • Learning with CIM-stt-MRAM
  • Toward a universal memory

Children5
  • Sort by title
  • Sort by date

  • Binary NNetworks
  • STT-MRAM - the basics
  • Stochastic and Shannon computing
  • Digital Parallel Computing Architecture - NeuroSim+
  • Bit Error Tolerance
Knowenβ
  • Help
    • Welcome to Knowen!
    • Edit test node (no login required)
    • Create new test node (no login required)
  • Not logged in
    • Sign in
    • Sign up
Privacy
  • Edit node

STT-MRAM - computing

Created over 5 years ago, updated 29 days ago

Kaushik Roy Computing in Memory with Spin-Transfer Torque Magnetic RAM

basic repurposing for logic gate operations

In-Memory Processing Paradigm for Bitwise Logic Operations in STT-MRAM

Spin-Based Computing: Device Concepts, Current Status, and a Case Study on a High-Performance Microprocessor 2015

  • ++useful A Survey of Accelerator Architectures for Deep Neural Networks 2020

2021 A Programmable Neural-Network Inference Accelerator Based on Scalable In-Memory Computing Naveen Verma

+++ excellent review Exploration of non-volatile magnetic memory for processor architecture

  • specific implementation ++ Circuit-level Design and Evaluation of STT-MRAM based Binary Winner-Takes-All Network for Image Recognition

https://www.researchgate.net/publication/347762287_Energy-Efficient_All-Spin_BNN_Using_Voltage-Controlled_Spin-Orbit_Torque_Device_for_Digit_Recognition

+++ 2019 Ameya Patil +++ An MRAM-based Deep In-Memory Architecture for Deep Neural Networks

Urabana-Champaign

Parents

  • In-memory computing - architecture
  • Spintronics: toward in-memory computing

Children

  • Binary NNetworks
  • STT-MRAM - the basics
  • Stochastic and Shannon computing
  • Digital Parallel Computing Architecture - NeuroSim+
  • Bit Error Tolerance

Contact us or leave feedback

© KTree Inc. 2026